

L-Band Radar Transistor

The high power pulsed radar transistor device part number IB1214M32 is designed for L-Band radar systems operating over the instantaneous bandwidth of 1.200-1.400 GHz. While operating in class C mode this common base device supplies a minimum of 32 watts of peak pulse power under the conditions of 100µs pulse width and 10% duty cycle, and Pin=4W. All devices are 100% screened for large signal RF parameters.



- Silicon Bipolar
 - Ultra-high f_T
- Class C Operation
 - High Efficiency
- Common Base Configuration
 - Single Power Supply
- Gold Metal
 - Maximum Reliability
- Emitter Ballasting
 - Optimum Thermal Distribution
- Internal Impedance Matching
 - Ease of Use
 - Ultra-low Loss Design
- BeO Package
 - Unmatched Thermal Reliability
- RF Test Fixture
 - Broadband
 - Matched to 50Ω
 - Long-term Correlation
 - 100% Device RF Screening
 - No External Tuning Allowed

TYPICAL DATA TYPICAL DATA TYPICAL DATA TYPICAL DATA

	F(MHz)	Po(W)	Ic(A)	RL(dB)	Pin(W)	G(dB)	Nc(%)	VSWR	
								1.5:1	2.1
D2530-5	1200	46.4	2.13	17	4	10.65	54.5	S	P
	1300	48	2.19	21	4	10.78	54.8	S	P
	1400	52	2.37	15	4	11.13	54.8	S	P

Vcc= 40V
 PULSE= 100µs/10%
 S= STABLE
 P= PASS

MAXIMUM RATINGS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Collector-Emitter Voltage	V_{CES}	--	75	V	$V_{BE}=0V$.
BD	Emitter-Base Voltage	V_{EBO}	--	2	V	--
BD	Storage Temperature Range	T_{STG}	-55	+150	°C	--
BD	Operating Junction Temperature Range	T_J	-40	+150	°C	--
Note	Screen 'BD' = parameter qualified By Design.					

THERMAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
BD	Thermal Resistance	$R_{TH(JC)}$	--	0.76	°C/W	$V_{CC}=40V$, Pulse Format= 100us, 10%, $T_F=25\pm5^\circ C$, $P_{IN}=4W$, $P_{out}=32W$, $N_C=50\%$
Note	Screen 'BD' = parameter qualified By Design.					

PROCESSING SPECIFICATIONS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	DC Wafer Probe	--	--	--	--	Per Integra specification.
Q1	Wafer DC and RF Qualification	--	--	--	--	Per Integra specification.
LM	Wire Bond Strength	--	--	--	--	Line monitor per Integra specification.
100%	Pre-cap visual inspection	--	--	--	--	Per Integra specification.
100%	Gross leak test	--	--	--	--	MIL-STD-750D, Method 1071.6, Test Condition C.
Note	Screen 'Q1' = parameter is qualified by assembly and test of 3 pieces minimum per wafer.					
Note	Screen 'LM' = parameter is qualified by assembly line monitor.					

DC ELECTRICAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Collector-Emitter Breakdown Voltage	BV_{CES}	75	--	V	$I_C=10mA$, $V_{BE}=0V$, $T_F=25\pm5^\circ C$.
100%	Zero Base Voltage Collector Leakage Current	I_{CES}	--	5.0	mA	$V_{CE}=40V$, $V_{BE}=0V$, $T_F=25\pm5^\circ C$.
100%	DC Current Gain	H_{FE}	20	120	--	$V_{CE}=5V$, $I_C=0.1A$, $T_F=25\pm5^\circ C$.


RF ELECTRICAL CHARACTERISTICS

Screen	Parameter	Symbol	Min	Max	Units	Test Conditions
100%	Input Return Loss	IRL	10	--	dB	$V_{CC}=V1, PW=PW1, DF=DF1, T_F=25\pm5^\circ C, P_{IN}=P_{IN1}, P_{IN2}, P_{IN3}, F=F1, F2, F3.$
100%	Output Power	P_{OUT}	32	--	W	$V_{CC}=V1, PW=PW1, DF=DF1, T_F=25\pm5^\circ C, P_{IN}=P_{IN1}, P_{IN2}, P_{IN3}, F=F1, F2, F3.$
100%	Power Gain	Gp	9	--	dB	$V_{CC}=V1, PW=PW1, DF=DF1, T_F=25\pm5^\circ C, P_{IN}=P_{IN1}, P_{IN2}, P_{IN3}, F=F1, F2, F3.$
100%	Collector Efficiency ($P_O/I_C/V_{CC}$)	N_C	50	--	%	$V_{CC}=V1, PW=PW1, DF=DF1, T_F=25\pm5^\circ C, P_{IN}=P_{IN1}, P_{IN2}, P_{IN3}, F=F1, F2, F3.$
100%	Pulse Amplitude Droop	D	--	0.5	dB	$V_{CC}=V1, PW=PW1, DF=DF1, T_F=25\pm5^\circ C, P_{IN}=P_{IN1}, P_{IN2}, P_{IN3}, F=F1, F2, F3.$
100%	Gain Flatness	Gf	--	1.5	dB	Calculate from gain at each frequency.
100%	Stability into 1.5:1 VSWR with +0.75dB overdrive	VSWR-S	--	--	--	Rotate 1.5:1 output VSWR through 360° phase. No oscillatory or pulse break-up characteristics allowed on detected output pulse. All non-harmonically related signals must be at least -65 dBc.
100%	2:1 Load Mismatch Tolerance	LMT	--	--	--	$V_{CC}=V1, PW=PW1, DF=DF1, T_F=25\pm5^\circ C, P_{IN}=P_{IN1}, P_{IN2}, P_{IN3}, F=F1, F2, F3.$ Rotate 2:1 output VSWR through 360° phase. Post test $P_O = \text{Pre test } P_O \pm 10W.$
Note	$V1 = 40V; PW1 = 100\mu s; DF1 = 10\%; P_{IN1} = P_{IN2} = P_{IN3} = 4W; F1 = 1.200 \text{ GHz}, F2 = 1.300 \text{ GHz}, F3 = 1.400 \text{ GHz}.$					
Note	$T_F = \text{Device flange temperature}.$					
Note	Screen 'BD' = parameter qualified By Design.					


BROADBAND RF TEST FIXTURE IMPEDANCE CHARACTERISTICS

Frequency (GHz)	$Z_{IF} (\Omega)$	$Z_{OF} (\Omega)$
1.200	3.32 – j3.22	2.18 + j2.1
1.300	3.37 – j2.28	2.4 + j1.91
1.400	3.6 – j1.53	2 + j1.93
Impedance Definition		

PACKAGE DIMENSIONAL OUTLINE DRAWING



RF TEST FIXTURE



DEFINITIONS

Data Sheet Status	
Proposed Specification	This data sheet contains proposed specifications.
Preliminary Specification	This data sheet contains specifications based on preliminary measurements and data.
Product Specification	This data sheet contains final product specifications.
Maximum Ratings	
Stress above one or more of the maximum ratings may cause permanent damage to the device. These are maximum ratings only and operation of the device at these or at any other conditions above those given in the characteristics sections of the specification is not implied. Exposure to maximum values for extended periods of time may affect device reliability.	

WARNING

Product and environmental safety - toxic materials
This product contains beryllium oxide. The product is entirely safe provided that the BeO base is not damaged. All persons who handle, use or dispose of this product should be aware of its nature and of the necessary safety precautions. After use, dispose of as chemical or special waste according to the regulations applying at the location of the user. It must never be thrown out with general or domestic waste.

DISCLAIMER

Integra Technologies Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Integra Technologies Inc. assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Integra Technologies Inc. products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Integra Technologies Inc. customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Integra Technologies Inc. for any damages resulting from such improper use or sale.
--